mirror of
https://github.com/CloverHackyColor/CloverBootloader.git
synced 2024-11-30 12:43:41 +01:00
Merge branch 'master' of https://github.com/CloverHackyColor/CloverBootloader
This commit is contained in:
commit
199a76c396
@ -194,6 +194,13 @@ enum {
|
|||||||
//#define CPU_MODEL_COMETLAKE_S 0xA5 /* desktop CometLake */
|
//#define CPU_MODEL_COMETLAKE_S 0xA5 /* desktop CometLake */
|
||||||
#define CPU_MODEL_COMETLAKE_Y 0xA5 /* aka 10th generation Amber Lake Y */
|
#define CPU_MODEL_COMETLAKE_Y 0xA5 /* aka 10th generation Amber Lake Y */
|
||||||
#define CPU_MODEL_COMETLAKE_U 0xA6
|
#define CPU_MODEL_COMETLAKE_U 0xA6
|
||||||
|
//From Clover collection
|
||||||
|
#define CPU_MODEL_ATOM_TM 0x86 /* Tremont */
|
||||||
|
#define CPU_MODEL_TIGERLAKE_C 0x8C /* 11h generation Tiger Lake */
|
||||||
|
#define CPU_MODEL_TIGERLAKE_D 0x8D /* 11h generation Tiger Lake */
|
||||||
|
#define CPU_MODEL_ALDERLAKE 0x97 /* 12h generation Alder Lake */
|
||||||
|
#define CPU_MODEL_ROCKETLAKE 0xA7 /* 11h Rocket Lake */
|
||||||
|
|
||||||
|
|
||||||
#define CPU_SOCKET_UNKNOWN 0x02
|
#define CPU_SOCKET_UNKNOWN 0x02
|
||||||
#define CPU_SOCKET_PGA478 0x0F
|
#define CPU_SOCKET_PGA478 0x0F
|
||||||
|
@ -275,6 +275,8 @@ SSDT_TABLE *generate_pss_ssdt(UINTN Number)
|
|||||||
case CPU_MODEL_COMETLAKE_U:
|
case CPU_MODEL_COMETLAKE_U:
|
||||||
case CPU_MODEL_TIGERLAKE_C:
|
case CPU_MODEL_TIGERLAKE_C:
|
||||||
case CPU_MODEL_TIGERLAKE_D:
|
case CPU_MODEL_TIGERLAKE_D:
|
||||||
|
case CPU_MODEL_ALDERLAKE:
|
||||||
|
case CPU_MODEL_ROCKETLAKE:
|
||||||
{
|
{
|
||||||
maximum.Control.Control = RShiftU64(AsmReadMsr64(MSR_PLATFORM_INFO), 8) & 0xff;
|
maximum.Control.Control = RShiftU64(AsmReadMsr64(MSR_PLATFORM_INFO), 8) & 0xff;
|
||||||
if (gSettings.ACPI.SSDT.MaxMultiplier) {
|
if (gSettings.ACPI.SSDT.MaxMultiplier) {
|
||||||
@ -343,6 +345,8 @@ SSDT_TABLE *generate_pss_ssdt(UINTN Number)
|
|||||||
(gCPUStructure.Model == CPU_MODEL_ICELAKE) ||
|
(gCPUStructure.Model == CPU_MODEL_ICELAKE) ||
|
||||||
(gCPUStructure.Model == CPU_MODEL_TIGERLAKE_C) ||
|
(gCPUStructure.Model == CPU_MODEL_TIGERLAKE_C) ||
|
||||||
(gCPUStructure.Model == CPU_MODEL_TIGERLAKE_D) ||
|
(gCPUStructure.Model == CPU_MODEL_TIGERLAKE_D) ||
|
||||||
|
(gCPUStructure.Model == CPU_MODEL_ROCKETLAKE) ||
|
||||||
|
(gCPUStructure.Model == CPU_MODEL_ALDERLAKE) ||
|
||||||
(gCPUStructure.Model == CPU_MODEL_COMETLAKE_S) ||
|
(gCPUStructure.Model == CPU_MODEL_COMETLAKE_S) ||
|
||||||
(gCPUStructure.Model == CPU_MODEL_COMETLAKE_Y) ||
|
(gCPUStructure.Model == CPU_MODEL_COMETLAKE_Y) ||
|
||||||
(gCPUStructure.Model == CPU_MODEL_COMETLAKE_U)) {
|
(gCPUStructure.Model == CPU_MODEL_COMETLAKE_U)) {
|
||||||
|
@ -329,6 +329,8 @@ void GetCPUProperties (void)
|
|||||||
case CPU_MODEL_COMETLAKE_U:
|
case CPU_MODEL_COMETLAKE_U:
|
||||||
case CPU_MODEL_TIGERLAKE_C:
|
case CPU_MODEL_TIGERLAKE_C:
|
||||||
case CPU_MODEL_TIGERLAKE_D:
|
case CPU_MODEL_TIGERLAKE_D:
|
||||||
|
case CPU_MODEL_ALDERLAKE:
|
||||||
|
case CPU_MODEL_ROCKETLAKE:
|
||||||
msr = AsmReadMsr64(MSR_CORE_THREAD_COUNT); //0x35
|
msr = AsmReadMsr64(MSR_CORE_THREAD_COUNT); //0x35
|
||||||
DBG("MSR 0x35 %16llX\n", msr);
|
DBG("MSR 0x35 %16llX\n", msr);
|
||||||
gCPUStructure.Cores = (UINT8)bitfield((UINT32)msr, 31, 16);
|
gCPUStructure.Cores = (UINT8)bitfield((UINT32)msr, 31, 16);
|
||||||
@ -522,6 +524,9 @@ void GetCPUProperties (void)
|
|||||||
case CPU_MODEL_COMETLAKE_U:
|
case CPU_MODEL_COMETLAKE_U:
|
||||||
case CPU_MODEL_TIGERLAKE_C:
|
case CPU_MODEL_TIGERLAKE_C:
|
||||||
case CPU_MODEL_TIGERLAKE_D:
|
case CPU_MODEL_TIGERLAKE_D:
|
||||||
|
case CPU_MODEL_ALDERLAKE:
|
||||||
|
case CPU_MODEL_ROCKETLAKE:
|
||||||
|
|
||||||
gCPUStructure.TSCFrequency = MultU64x32(gCPUStructure.CurrentSpeed, Mega); //MHz -> Hz
|
gCPUStructure.TSCFrequency = MultU64x32(gCPUStructure.CurrentSpeed, Mega); //MHz -> Hz
|
||||||
gCPUStructure.CPUFrequency = gCPUStructure.TSCFrequency;
|
gCPUStructure.CPUFrequency = gCPUStructure.TSCFrequency;
|
||||||
|
|
||||||
@ -1402,6 +1407,8 @@ UINT16 GetAdvancedCpuType()
|
|||||||
case CPU_MODEL_COMETLAKE_U:
|
case CPU_MODEL_COMETLAKE_U:
|
||||||
case CPU_MODEL_TIGERLAKE_C:
|
case CPU_MODEL_TIGERLAKE_C:
|
||||||
case CPU_MODEL_TIGERLAKE_D:
|
case CPU_MODEL_TIGERLAKE_D:
|
||||||
|
case CPU_MODEL_ALDERLAKE:
|
||||||
|
case CPU_MODEL_ROCKETLAKE:
|
||||||
if ( gCPUStructure.BrandString.contains("Core(TM) i3") )
|
if ( gCPUStructure.BrandString.contains("Core(TM) i3") )
|
||||||
return 0x905; // Core i3 - Apple doesn't use it
|
return 0x905; // Core i3 - Apple doesn't use it
|
||||||
if ( gCPUStructure.BrandString.contains("Core(TM) i5") )
|
if ( gCPUStructure.BrandString.contains("Core(TM) i5") )
|
||||||
|
@ -71,11 +71,13 @@
|
|||||||
#define CPU_MODEL_TIGERLAKE_C 0x8C /* 11h generation Tiger Lake */
|
#define CPU_MODEL_TIGERLAKE_C 0x8C /* 11h generation Tiger Lake */
|
||||||
#define CPU_MODEL_TIGERLAKE_D 0x8D /* 11h generation Tiger Lake */
|
#define CPU_MODEL_TIGERLAKE_D 0x8D /* 11h generation Tiger Lake */
|
||||||
#define CPU_MODEL_KABYLAKE1 0x8E /* 7h Kabylake Mobile */
|
#define CPU_MODEL_KABYLAKE1 0x8E /* 7h Kabylake Mobile */
|
||||||
|
#define CPU_MODEL_ALDERLAKE 0x97 /* 12h generation Alder Lake */
|
||||||
#define CPU_MODEL_KABYLAKE2 0x9E /* 7h CoffeeLake */
|
#define CPU_MODEL_KABYLAKE2 0x9E /* 7h CoffeeLake */
|
||||||
#undef CPU_MODEL_COMETLAKE_S // Jief : mistake in ProcessorInfo.h ?
|
#undef CPU_MODEL_COMETLAKE_S // Jief : mistake in ProcessorInfo.h ?
|
||||||
#define CPU_MODEL_COMETLAKE_S 0x9F /* desktop Comet Lake */
|
#define CPU_MODEL_COMETLAKE_S 0x9F /* desktop Comet Lake */
|
||||||
#define CPU_MODEL_COMETLAKE_Y 0xA5 /* 10h Comet Lake */
|
#define CPU_MODEL_COMETLAKE_Y 0xA5 /* 10h Comet Lake */
|
||||||
#define CPU_MODEL_COMETLAKE_U 0xA6 /* 10h Comet Lake */
|
#define CPU_MODEL_COMETLAKE_U 0xA6 /* 10h Comet Lake */
|
||||||
|
#define CPU_MODEL_ROCKETLAKE 0xA7 /* 11h Rocket Lake */
|
||||||
|
|
||||||
#define CPU_VENDOR_INTEL 0x756E6547
|
#define CPU_VENDOR_INTEL 0x756E6547
|
||||||
#define CPU_VENDOR_AMD 0x68747541
|
#define CPU_VENDOR_AMD 0x68747541
|
||||||
|
@ -66,6 +66,18 @@
|
|||||||
Mac-7BA5B2D9E42DDD94 iMacPro1,1
|
Mac-7BA5B2D9E42DDD94 iMacPro1,1
|
||||||
|
|
||||||
*/
|
*/
|
||||||
|
// for HWTarget recommended values for T2 models (by Gradou)
|
||||||
|
/*
|
||||||
|
MacBookPro 15,1 (J680AP) 15,2 (J132AP) 15,3 (J780AP) & 15,4 (J213AP)
|
||||||
|
MacBookPro16,1 (J152FAP) 16,3 (J223AP) & 16,4 (J215AP
|
||||||
|
MacBookPro16,2 (J214KAP)
|
||||||
|
MacBookAir8,1 (J140KAP) & 8,2 (J140AAP)
|
||||||
|
MacBookAir9,1 (J230KAP)
|
||||||
|
Macmini8,1 (J174AP)
|
||||||
|
iMac20,1 (J185AP) & 20,2 (J185FAP)
|
||||||
|
iMacPro1,1 (J137AP)
|
||||||
|
MacPro7,1 (J160AP)
|
||||||
|
*/
|
||||||
//--------------------------
|
//--------------------------
|
||||||
|
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user