2019-09-03 11:58:42 +02:00
|
|
|
;------------------------------------------------------------------------------
|
|
|
|
; @file
|
|
|
|
; Definitions of POST CODES for the reset vector module
|
|
|
|
;
|
|
|
|
; Copyright (c) 2009, Intel Corporation. All rights reserved.<BR>
|
2020-09-07 00:19:48 +02:00
|
|
|
; SPDX-License-Identifier: BSD-2-Clause-Patent
|
2019-09-03 11:58:42 +02:00
|
|
|
;
|
|
|
|
;------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
%define POSTCODE_16BIT_MODE 0x16
|
|
|
|
%define POSTCODE_32BIT_MODE 0x32
|
|
|
|
%define POSTCODE_64BIT_MODE 0x64
|
|
|
|
|
|
|
|
%define POSTCODE_BFV_NOT_FOUND 0xb0
|
|
|
|
%define POSTCODE_BFV_FOUND 0xb1
|
|
|
|
|
|
|
|
%define POSTCODE_SEC_NOT_FOUND 0xf0
|
|
|
|
%define POSTCODE_SEC_FOUND 0xf1
|
|
|
|
|